Uma ferramenta baseada em inteligência artificial para exploração de espaço de projeto para redes em chip / An artificial intelligence-based tool for exploiting design space for chip networks
Abstract
Keywords
Full Text:
PDF (Português (Brasil))References
Chen, B., Zeng, W., Lin, Y. & Zhang, D. (2015). A new local search-based
multiobjective optimization algorithm. IEEE Transactions on Evolutionary
Computation, 19 (1), 50–73.
Cilardo, A. & Fusella, E. (2016). Design automation for application-specific on-chip
interconnects: A survey. Integration, the VLSI Journal, 52, 102–121.
Cilardo, A., Fusella, E., Gallo, L. & Mazzeo, A. (2015). Exploiting concurrency for the
automated synthesis of mpsoc interconnects. ACM Transactions on Embedded
Computing Systems (TECS), 14 (3), 57.
da Silva, E. A., Kreutz, M. E. & Zeferino, C. A. (2019). Redscarf: An open-source
multi-platform simulation environment for performance evaluation of
networks-on-chip. Journal of Systems Architecture, 101633.
https://doi.org/https://doi.org/10.1016/j.sysarc.2019.101633
Hsu, P. (1938). Contribution to the theory of" student’s" t-test as applied to the
problem of two samples. Statistical Research Memoirs.
Kahng, A. B., Li, B., Peh, L.-S. & Samadi, K. (2009). Orion 2.0: A fast and accurate
noc power and area model for early-stage design space exploration, In Design,
automation & test in europe conference & exhibition, 2009. date’09. IEEE.
Karafotias, G., Hoogendoorn, M. & Eiben, Á. E. (2015). Parameter control in
evolutionary algorithms: Trends and challenges. IEEE Transactions on
Evolutionary Computation, 19 (2), 167–187.
Liu, J., Lin, Y., Lin, M., Wu, S. & Zhang, J. (2017). Feature selection based on quality
of information. Neurocomputing, 225, 11–22.
López-Ibáñez, M., Dubois-Lacoste, J., Cáceres, L. P., Birattari, M. & Stützle, T. (2016).
The irace package: Iterated racing for automatic algorithm configuration.
Operations Research Perspectives, 3, 43–58.
Marculescu, R., Hu, J. & Ogras, U. Y. (2005). Key research problems in noc design: A
holistic perspective, In Hardware/software codesign and system synthesis, 2005.
codes+ isss’05. third ieee/acm/ifip international conference on. IEEE.
Mello, A., Tedesco, L., Calazans, N. & Moraes, F. (2005). Virtual channels in networks
on chip: Implementation and evaluation on hermes noc, In Proceedings of the
th annual symposium on integrated circuits and system design. ACM.
Obaidullah, M. & Khan, G. N. (2017). Hybrid multi-swarm optimization based noc
synthesis, In System-on-chip conference (socc), 2017 30th ieee international.
IEEE.
Rashid, M. H. & Rashid, H. M. (2005). Spice for power electronics and electric power.
Crc Press.
Rout, S. S., Mondai, H. K., Juneja, R., Gade, S. H. & Deb, S. (2018). Dynamic noc
platform for varied application needs, In Quality electronic design (isqed), 2018
th international symposium on. IEEE.
Sangaiah, K., Hempstead, M. & Taskin, B. (2015). Uncore rpd: Rapid design space
exploration of the uncore via regression modeling, In Proceedings of the ieee/acm
international conference on computer-aided design. IEEE Press.
Sastry, K., Goldberg, D. E. & Kendall, G. (2014). Genetic algorithms, In Search
methodologies. Springer.
Shukla, A., Pandey, H. M. & Mehrotra, D. (2015). Comparative review of selection
techniques in genetic algorithm, In Futuristic trends on computational analysis
and knowledge management (ablaze), 2015 international conference on. IEEE.
Silva, J., Kreutz, M., Pereira, M. & Costa-Abreu, M. D. (2019). An investigation of
latency prediction for noc-based communication architectures using machine
learning techniques. The Journal of Supercomputing.
https://doi.org/10.1007/s11227-019-02971-x
Sinaei, S. & Fatemi, O. (2016). Novel heuristic mapping algorithms for design space
exploration of multiprocessor embedded architectures, In Parallel, distributed,
and network-based processing (pdp), 2016 24th euromicro international
conference on. IEEE.
Strum, M., Chau, W. J. Et al. (2015). Using genetic algorithms for hardware core
placement and mapping in noc-based reconfigurable systems. International
Journal of Reconfigurable Computing, 2015, 1.
Sun, C., Chen, C.-H. O., Kurian, G., Wei, L., Miller, J., Agarwal, A., Peh, L.-S. &
Stojanovic, V. (2012). Dsent-a tool connecting emerging photonics with
electronics for opto-electronic networks-on-chip modeling, In Networks on chip
(nocs), 2012 sixth ieee/acm international symposium on. IEEE.
Wang, J., Li, Y., Chai, S. & Peng, Q. (2013). Minimizing virtual channel buffer for
network-on-chip, In Fifth international conference on machine vision (icmv
: Algorithms, pattern recognition, and basic technologies. International
Society for Optics and Photonics.
Wang, L., Wang, Y. & Chang, Q. (2016). Feature selection methods for big data
bioinformatics: A survey from the search perspective. Methods, 111, 21–31.
Xue, B., Zhang, M., Browne, W. N. & Yao, X. (2016). A survey on evolutionary
computation approaches to feature selection. IEEE Transactions on Evolutionary
Computation, 20 (4), 606–626.
Yadav, S. L. & Sohal, A. (2017). Comparative study of different selection techniques in
genetic algorithm. Journal Homepage: http://www. ijesm. co. in, 6 (3).
Zamuda, A. & Brest, J. (2015). Self-adaptive control parameters randomization
frequency and propagations in differential evolution. Swarm and Evolutionary
Computation, 25, 72–99.
Zhang, M., Shi, Y., Zhang, F. & Liu, Z. (2016). Comrance: A rapid method for
network-on-chip design space exploration, In Green and sustainable computing
conference 2016 seventh international. IEEE.
DOI: https://doi.org/10.34117/bjdv7n1-134
Refbacks
- There are currently no refbacks.