

Design of a Fully Digital GMSK Demodulator for Telemetry Space Link**Projeto de Demodulador Completamente Digital para Enlace de Telemetria Espacial**

DOI:10.34117/bjdv6n10-364

Recebimento dos originais: 10/09/2020

Aceitação para publicação: 16/10/2020

Antonio Macilio Pereira de Lucena

Doutor em Engenharia de Teleinformática pela Universidade Federal do Ceará (UFC)

Instituição: Instituto Nacional de Pesquisas Espaciais (INPE) e Universidade de Fortaleza (Unifor)

Endereço: Rua Estrada do Fio, 5624-6140 - Mangabeira, Eusébio - CE, 61760-000

Email: antonio.lucena@inpe.br

Paulo Daving Lima de Oliveira

Mestre em Engenharia Elétrica pela Universidade Federal do Ceará (UFC)

Instituição: Instituto Nacional de Pesquisas Espaciais (INPE)

Endereço: Rua Estrada do Fio, 5624-6140 - Mangabeira, Eusébio - CE, 61760-000

Email: daving@dee.ufc.br

Francisco de Assis Tavares Ferreira da Silva

Doutor em Computação pelo Instituto Nacional de Pesquisas Espaciais (INPE)

Instituição: Instituto Nacional de Pesquisas Espaciais (INPE)

Endereço: Rua Estrada do Fio, 5624-6140 - Mangabeira, Eusébio - CE, 61760-000

Email: francisco.silva@inpe.br

ABSTRACT

This paper presents the design of a coherent GMSK demodulator, with fully digital architecture, aimed at high speed (10 Mbps) space telemetry applications in which the absolute Doppler offset may reach up to 200 kHz. All functional modules that compose the demodulator are described through block diagrams and mathematical equations. The calculations for the determination of several design parameters are presented. The carrier phase and the symbol timing recovery modules are distinct from those found in the literature for this application and, therefore, original mathematical analysis for the project of such modules are performed. The performance of the proposed GMSK demodulator is evaluated via computational simulation. Besides the bit error rate under several operating conditions, the variance of the estimated parameters by the symbol and carrier synchronizers are measured and compared with theoretical bounds. The main results from computational simulations are presented and demonstrate remarkable performance of the designed demodulator.

Keywords: GMSK; Demodulator; Telemetry; Fully digital; Space communications.

RESUMO

Este trabalho apresenta o projeto de um demodulador GMSK coerente, com arquitetura totalmente digital, voltado para aplicações de telemetria espacial de alta velocidade (10 Mbps) em que desvio Doppler absoluto pode atingir até 200 kHz. Todos os módulos funcionais que compõem o demodulador são descritos por meio de diagramas de blocos e equações matemáticas. Os cálculos para a determinação dos vários parâmetros de projeto são apresentados. Os módulos para a recuperação da

fase da portadora e para a temporização de símbolos são distintos daqueles encontrados na literatura e, portanto, as análises matemáticas apresentadas para o projeto de tais módulos são originais. O desempenho do demodulador GMSK proposto é avaliado por simulação computacional. Além da taxa de erro de bit, sob várias condições operacionais, a variância dos parâmetros estimados pelos sincronizadores de símbolo e de portadora são medidos e comparados com limites teóricos. Os principais resultados das simulações computacionais são apresentados, demonstrando um notável desempenho do demodulador proposto.

Palavras chaves: GMSK, Demodulador, Telemetria, Completamente digital, Telecomunicação espacial.

1 INTRODUCTION

Gaussian Minimum Shift Keying (GMSK) modulation [1] reveals good performance in terms of bit error rate (BER), great spectral efficiency, and, due to its constant-envelope nature, it can be employed in channels with nonlinear amplifiers, operating in quasi-saturation, without significant distortion added to the modulated signal [2, 3]. Due to these characteristics, the pre-coded GMSK modulation is recommended by the Consultative Committee for Space Data Systems (CCSDS) for high speed telemetry links under all mission categories for space research and earth exploration [4].

It is presented in this paper the design of a GMSK demodulator with bandwidth-time product of 0.25 ($BT=0.25$), high transmission rate (10 Mbps), fully compliant with CCSDS recommendations and aimed at space telemetry for near-Earth missions. The developed demodulator is entirely digital and operates on the discrete GMSK samples at the IF (Intermediate Frequency) stage, where the carrier frequency is 70 MHz.

There are some articles in the literature that present coherent GMSK demodulator designs detailing the structures for carrier recovery, symbol synchronism and bit detection [5-7] in the same way as in this work. However, our proposal is distinguished in several aspects. First, the architecture is capable of supporting Doppler shifts within ± 200 kHz, in compliance with S-band transmissions, because, in addition to the carrier phase synchronizer, there is an exclusive module for frequency offset estimation. The solutions described in [5-7] use solely a phase recovery loop that is only able to estimate a little frequency offset. The capability of the proposed demodulator in operating at large frequency offsets allows significant simplification in the design of the receiver at the ground station, since the conversion of the received signal to the IF stage can be performed with a simple open-loop local oscillator [8].

Although the designed demodulator has a linear architecture, based on Laurent's representation, and uses a Wiener filter for signal equalization prior to detection, exactly as described in [5], the adopted carrier phase synchronizer and symbol synchronizer inside the demodulator are different from

those presented in [5-7]. The carrier phase is recovered through a discrete closed-loop configuration, which implements a Costas loop distinct to those discussed in [5,6,9]. In our case, the configuration is simpler and there is no need for symbol synchronization for the loop to work. We will demonstrate that the adopted solution is suitable for phase recovery of GMSK signals and present some unprecedented mathematical analysis to explain its functioning.

The proposed architecture for the bit synchronization module is also less complex than the solution given in [5-7] and is based on a discrete version of the delay-line multiplier synchronizer [10, 11] with an additional linear interpolator. As far as the authors are concerned, this type of synchronizer has never been used in GMSK demodulation. Despite its simplicity, as shown in the results section, the performance is well satisfactory.

This paper is organized as follows: In section 2, it is presented in detail the design and operation of the demodulator through block diagrams and equations. Some mathematical analysis necessary to the project development are also presented in that section. The results of computational simulations for the system performance, with some discussions, are provided in section 3. Concluding remarks are given in section 4.

2 PROJECT DESCRIPTION

2.1 SIGNAL MODEL


CCSDS [4] recommends a data pre-coding scheme for the transmitted symbols, performed before the GMSK modulation, in order to eliminate the inherent differential coding of continuous-phase modulations. On doing so, there is a reduction by a factor of two in the bit error rate. The pre-coded symbol, denoted by $a[k]$, transmitted at the k -th instant is determined by the expression $a[k] = (-1)^k d[k]d[k-1]$, in which $d[k] \in \{1, -1\}$ represents the k -th non-coded symbol to be transmitted.

The GMSK signal at the output of the intermediate frequency stage of the receiver, can be approximated by the following equation [4, 9]:

$$\begin{aligned}
 r(t) = & \sqrt{\frac{2E_b}{T}} \sum_{k=-\infty}^{\infty} \{ d[2k]C_0(t - 2kT - \tau) \\
 & - d[2k - 1]d[2k]d[2k + 1]C_1(t - 2kT - T - \tau) \} \cos[2\pi(f_{IF} + f_d)t + \theta] \\
 & + \{ d[2k + 1]C_0(t - 2kT - T - \tau) - \{ d[2k]d[2k - 1]d[2k - 2]C_1(t - 2kT - \tau) \\
 & + \{ d[2k + 1]C_0(t - 2kT - T - \tau) \} \sin[2\pi(f_{IF} + f_d)t + \theta] \\
 & + w(t),
 \end{aligned} \tag{1}$$

where E_b corresponds to the energy per bit; T is the bit duration; $d[l]$ is the non-coded symbol transmitted at the l -th period, with l being an integer; f_{IF} , equal to 70 MHz, is the intermediate frequency of the receiver; f_d is the carrier frequency offset due to the Doppler effect and to the lack of synchronization between transmitter and receiver; θ is an unknown phase; and τ is the propagation delay of the symbol. $C_0(t)$ and $C_1(t)$ are the first two amplitude modulation pulses of Laurent's decomposition [12, 13] for the GMSK signal. Figure 1 shows the waveform of both pulses for the present case in which $BT=0.25$.

Figure 1. $C_0(t)$ and $C_1(t)$ pulses for GMSK signals with $BT = 0.25$.




The symbols referenced in Eqn (1) as $d[2k]$ and $d[2k + 1]$, that convey the information to be recovered, multiply $C_0(t)$. In contrast, the terms involving $C_1(t)$ in Eqn (1) represent intersymbol interference (ISI) in the detection process.

The amount of noise in the received signal $r(t)$, denoted by $w(t)$, is modeled as a white random bandpass Gaussian process, centered at f_{IF} , bandwidth $2W$ equal to 20 MHz, with zero-mean and power spectral density of $N_0/2$.

2.2 FUNCTIONAL ARCHITECTURE OF THE GMSK DEMODULATOR

The functional block diagram of the developed demodulator is shown in Figure 2. The analog signal $r(t)$ is processed by an A/D converter generating its digital version $r[n]$. The frequency estimator, taking the discrete signal $r[n]$, determines and delivers to the carrier phase synchronizer the digital frequency estimate \hat{w}_d corresponding to the frequency offset f_d of the received signal defined by Eqn (1). The carrier phase synchronizer, in turn, synthesizes sine and cosine waveforms with the same phase and frequency of the carrier associated to $r[n]$ so that proper conversion can be done to obtain the baseband signals $I_c[n]$ and $Q_c[n]$. Thus, this module provides the phase recovery and eventually performs the synchronization of some residual frequency offset due to the error in the \hat{w}_d estimate. The symbol synchronizer interpolates and picks the best samples from the signals $I_c[n]$ and $Q_c[n]$ for each received symbol, and presents to the symbol detector module these synchronized baseband signals $I_s[m]$ and $Q_s[m]$ at a rate of $1/2T$. Finally, the symbol detector module equalizes $I_s[m]$ and $Q_s[m]$ before performing the symbol detection and the generation of the estimates $\hat{d}[k]$ of the non-coded GMSK symbols that have been transmitted.



In the next sections, the design of every functional module of the GMSK demodulator is presented in detail.

2.3 A/D CONVERTER

The A/D conversion is performed on the bandpass signal $r(t)$ derived from the IF stage. Considering the characteristics of $r(t)$, the smallest sampling frequency necessary to avoid aliasing is $f_s = 40$ MHz [14]. The discrete signal at the output of the converter, denoted by $r[n] = r(nT_s)$, with $T_s = 1/f_s$ being the sample period and n the sample index, may be expressed by $r[n] = I[n] \cos[(w_{IF} + w_d)n + \theta] - Q[n] \sin[(w_{IF} + w_d)n + \theta] + w[n]$ (2)

where $w_{IF} = 2\pi f_{IF}/f_s = 7\pi/2$, $w_d = 2\pi f_d/f_s$,

$$I[n] = \sqrt{\frac{2E_b}{T}} \sum_{k=-\infty}^{\infty} \{ d[2k]C_0(nT_s - 2kT - \tau) - d[2k - 1]d[2k]d[2k + 1]C_1(nT_s - 2kT - T - \tau) \}, \quad (3)$$

and

$$Q[n] = \sqrt{\frac{2E_b}{T}} \sum_{k=-\infty}^{\infty} \{ d[2k + 1]C_0(nT_s - 2kT - T - \tau) - d[2k]d[2k - 1]d[2k - 2]C_1(nT_s - 2kT - \tau) \}. \quad (4)$$

The signal $w[n]$ is the result of the discretization of the Gaussian noise $w(t)$, i. e., $w[n] = w(nT_s)$. From the characteristics of $w(t)$ described in Section 2.1, the corresponding autocorrelation function of $w(t)$ is given by [15]

$$R_w(\gamma) = 2N_0W \text{sinc}(2W\gamma) \cos(2\pi f_{IF}\gamma). \quad (5)$$

Therefore, the autocorrelation function of $w[n]$, denoted by $R_w[u]$, is derived from Eqn (5) taking $\gamma = uT_s$ and $2W = f_s/2$. The resulting equation is

$$R_w[u] = \frac{N_0}{2T_s} \text{sinc}\left(\frac{u}{2}\right) \cos\left(\frac{7\pi n}{2}\right) = \frac{N_0}{2T_s} \delta[u], \quad (6)$$

where $\delta[u]$ is the discrete unit impulse signal. It is noticeable from Eqn (6) that the Gaussian noise $w[n]$ is also white. In this work, the effects of quantization are taken as negligible when compared to the Gaussian noise $w[n]$.

2.4 FREQUENCY ESTIMATOR

CCSDS [16] recommends that the receivers in telemetry links for category A missions (altitude less than 2×10^6 km) and operating in the S-band, which is the case of this project, must be able to support Doppler shifts of up to ± 150 kHz.


The frequency estimator receives the discrete GMSK signal $r[n]$ and, from it, makes an estimate of the digital frequency offset w_d that may vary within the interval corresponding to $-200 \text{ kHz} \leq f_d \leq 200 \text{ kHz}$ to comply, with considerable slack, with the requirements imposed by the CCSDS

recommendations. For the proposed estimator, the error in the estimates, given by $|\hat{w}_d - w_d|$, is below the analog frequency corresponding to 50 Hz. The fine-tune synchronization of the frequency is fulfilled by the carrier phase synchronizer with the information of \hat{w}_d .

The block diagram of the frequency estimator is presented in Figure 3. The frequency estimate is derived out of the first 2^{15} samples of $r[n]$ at the beginning of the reception. As indicated in Fig. 3, assuming $w[n]$ negligible, the input signal $r[n]$ with carrier frequency of $(w_{IF} + w_d)$ is down-converted into the complex signal $x[k]$, with carrier frequency w_d , given by the following equation:


$$x[k] = I[k] \cos(w_d k + \theta) + jQ[k] \sin(w_d k + \theta). \tag{7}$$

Figure 3. Block diagram of the frequency estimator module.



The operations performed by the low-band converter module are depicted in figure 4. This module implements a classical quadrature down-converter with oscillators at the frequency w_{if} . In fact, the real frequency of oscillators is not exactly w_{if} . There are some frequency offset and phase offset that are incorporated by the values of w_d and θ , respectively. The low-band signals, at the outputs of the low-pass filters (lpf), are combined and decimated by 4 to build the complex signal $x[k]$. The low-pass filters are digital approximations of butterworth, with cutoff frequencies equivalent to the analog frequencies of 10 mhz.

Figure 4. Details of the operation of the low-band converter module.



The signal $x[k]$ is nothing but a discrete version of the baseband counterpart of the GMSK signal received and shifted to the frequency w_d . Hence, $x[k]$ does not contain any spectral component at the carrier frequency.

The processing of $x[k]$ through a quadratic non-linearity, described by $y[k] = (-1)^k x^2(k)$ (8), causes the emergence of a spectral component in $y[k]$ at the frequency $2w_d$, as demonstrated in the literature [17, 18]. If the fractions of inter-symbol interference (ISI) and Gaussian noise present in $r[n]$ were negligible, the signal $y[k]$ would be a complex exponential with frequency equal to $2w_d$ [17]. In the non-ideal case, the power spectrum of $y[k]$ is basically a spectral component at $2w_d$ immersed in a continuous spectrum due to ISI and noise.

As shown in Figure 3, the w_d estimate is performed by the use of the discrete Fourier transform (DFT) following the steps:

1) Find the DFT of $y[k]$ within $M = 2^{12}$ points using $N = 2^{13}$ samples of such signal. The DFT is calculated by the expression:

$$\text{DFT}\{y[k]\} = Y[p] = \sum_{k=0}^{N-1} y[k] e^{-j\frac{2\pi}{L}pk}, \quad -\frac{M}{2} \leq p \leq \frac{M}{2} - 1, \quad (9)$$

where $L = 5 \times 10^4$. Therefore, the $Y[p]$ samples are separated by $2\pi/L$ rad, which corresponds to a distance of 200 Hz in terms of analog frequency. This way, the analog frequency interval encompassed by the $Y[p]$ samples starts from -409.6 kHz ($p = -M/2$) up to 409.4 kHz ($p = M/2 - 1$).

2) Determine which sample $Y[p_m]$ corresponds to the maximum value of $|Y[p]|$. From that, the estimated frequency will be $\hat{w}_d = \pi p_m / L$.

2.5 CARRIER PHASE SYNCHRONIZER


The main functions of this module are the carrier phase synchronization and the conversion of the GMSK signal to baseband. The adopted architecture is capable of recovering the phase even when it varies, thus, as previously mentioned, the fine-tune frequency synchronization is performed by this module.

The solution is based on the decision-directed phase recovery technique [19] and has been implemented as a discrete Costas loop. The proposed architecture differs from those phase recovery loops for GMSK signals found in the literature [5-7,9] and [19, 20]. The adopted loop is fully discrete, operates at a sampling rate $f_s = 4/T$ and does not require symbol synchronization to properly work,

which allows significant simplification. Costas loop with similar structures, that do not need symbol synchronization, have been described in references [21-24] as a solution for phase recovery in QPSK modulation. In this work, it is presented a detailed description of this type of loop for GMSK signals and, additionally, some original mathematical analysis.

The block diagram of the carrier phase synchronizer module is depicted in Figure 5. The set composed by the delay block and the switch S at the input of the loop is used so that no symbol is lost during the synchronization phase of the demodulator. At the beginning of the reception, the switch S is in the position 1. After certain number of samples, corresponding to the length of the delay chain, when frequency, phase and symbol synchronization have already been retrieved, the switch is changed to position 2 and, from that instant on, the detected symbols start to be accepted.

Figure 5. Block diagram of the carrier phase synchronizer module.



The remainder of the circuit implements a discrete Costas loop. The input signal $r[n]$ is multiplied on both mixers, and the converted signals are filtered on the arms I and Q of the loop by low-pass filters whose the impulsive response is $C_0[n] = C_0(nT_s)$, both for suppressing the second harmonic and for the matching with the transmitted pulse. The resulting signals $I_c[n]$ and $Q_c[n]$ are used to generate an error signal $e[n]$ as well as for later symbol synchronization and detection. Inside the loop, the error signal $e[n]$, after filtered by the loop filter, controls the phase and frequency of the sine/cosine waveforms that have been generated by the numeric-controlled oscillator and used to close the loop via both input mixers.

Since the authors have not found in the literature a detailed analysis about how this loop structure for GMSK signals works, it will be presented, as follows, an analytical development for the determination of the S-curve of the phase detector.

Determination of the S-curve

Neglecting the Gaussian noise in Eqn (2) and supposing the frequency synchronization ($\hat{w}_d = w_d$), the signals at the output of the low-pass filters $C_0[n]$, on each arm of the loop, are

$$I_c[n] = I[n] * C_0[n] \cos\phi[n] - Q[n] * C_0[n] \sin\phi[n], \tag{10}$$

$$Q_c[n] = I[n] * C_0[n] \sin\phi[n] + Q[n] * C_0[n] \cos\phi[n], \tag{11}$$


in which (*) indicates the convolution operation, $C_0[n]$ is the discrete version of the first pulse in Laurent's decomposition, and $\phi[n] = \theta - \hat{\theta}[n]$. Furthermore, considering negligible the pulse $C_1(t)$ in Eqns (3) and (4), $T/T_s = 4$ and $\tau = 0$, we have

$$I[n] * C_0[n] = \sqrt{\frac{2E_b}{T}} \sum_{k=-\infty}^{\infty} d[2k]P[n - 8k], \tag{12}$$

$$Q[n] * C_0[n] = \sqrt{\frac{2E_b}{T}} \sum_{k=-\infty}^{\infty} d[2k + 1]P[n - 8k - 4], \tag{13}$$

Where the discrete pulse $P[n]$ is given by $C_0[n] * C_0[n]$ and is plotted in figure 6.


Figure 6. discrete pulse shape at the output of the $c_0[n]$ filter.



The pulse $P[n]$ with 41 taps may be expressed as a vector by the following equation $P[n] = [p_{-20}, p_{-19}, \dots, p_{-1}, p_0, p_1, \dots, p_{19}, p_{20}]$ (14), being $p_0 = P[0]$, the central tap and the maximum amplitude of the pulse.

Figure 7 shows three pulses ($k=-1, 0, 1$) at the output of the low-pass filter on the I-arm of the loop that correspond to the sum in Eqn (12), for the case where $d[-2] = 1, d[0] = 1$ and $d[2] = -1$.

Figure 7. The first three pulses at the output of the filter on the I-ARM



Taking the second pulse ($k=0$) as a reference, it is easy to observe that: a) the amplitudes of the central samples in the second pulse (from $n = -4$ to $n = 3$) are greater than or equal to the amplitudes of the interfering samples; b) only neighboring pulses, specifically the first and third pulses, contribute with non-zero ISI to the central samples. As a result, one can restate Eqn (12), valid in the following way:

$$I[n] * C_0[n] = \sqrt{\frac{2E_b}{T}} \sum_{k=-\infty}^{\infty} R[(n - 8k), k], \quad (15)$$

in which

$$R[n, k] = d[2k] \sum_{i=-4}^3 p_i \delta[n - i] + d[2k - 2] \sum_{i=-4}^3 p_{i+8} \delta[n - i] + d[2k + 2] \sum_{i=-4}^3 p_{i-8} \delta[n - i]. \quad (16)$$

It is noticeable that the first term in Eqn (16) represents the central samples of the k -th pulse, while the second and third terms are ISI due to the pulses at instants $k - 1$ and $k + 1$. It is also clear that there is no overlap between the pulses $R[(n - 8k), k]$ in the sum of Eqn (15).

We can also rewrite Eqn (13) as follows:

$$Q[n] * C_0[n] = \sqrt{\frac{2E_b}{T}} \sum_{k=-\infty}^{\infty} S[(n - 8k - 4), k], \quad (17)$$

in which

$$S[n, k] = d[2k + 1] \sum_{i=-4}^3 p_i \delta[n - i] + d[2k - 1] \sum_{i=-4}^3 p_{i+8} \delta[n - i] + d[2k + 3] \sum_{i=-4}^3 p_{i-8} \delta[n - i]. \quad (18)$$

Rewriting Eqns (10) and (11), considering the new formulation of Eqns (15) and (17), we have:

$$I_c[n] = \sqrt{\frac{2E_b}{T}} \{ \cos\phi[n] \sum_{k=-\infty}^{\infty} R[(n - 8k), k] - \sin\phi[n] \sum_{k=-\infty}^{\infty} S[(n - 8k - 4), k] \}, \quad (19)$$

$$Q_c[n] = \sqrt{\frac{2E_b}{T}} \{ \sin\phi[n] \sum_{k=-\infty}^{\infty} R[(n - 8k), k] + \cos\phi[n] \sum_{k=-\infty}^{\infty} S[(n - 8k - 4), k] \}, \quad (20)$$

Assuming that the phase error $\phi[n]$ in Eqns (19) and (20) are small and taking the pulse samples shown in Figure 7 as a reference, the signals at the output of the limiters are given by

$$Sgn\{I_c[n]\} = \sum_{k=-\infty}^{\infty} T[(n - 8k), k], \quad (21)$$

$$Sgn\{Q_c[n]\} = \sum_{k=-\infty}^{\infty} U[(n - 8k - 4), k], \quad (22)$$

in which

$$T[n, k] = \left(\frac{d[2k]}{2} + \frac{d[2k - 2]}{2} \right) \delta[n + 4] + d[2k] \sum_{i=-3}^3 \delta[n - i], \quad (23)$$

$$U[n, k] = \left(\frac{d[2k + 1]}{2} + \frac{d[2k - 1]}{2} \right) \delta[n + 4] + d[2k + 1] \sum_{i=-3}^3 \delta[n - i]. \quad (24)$$

Following the signal flow in Figure 6, we have

$$e[n] = g(Q_c[n]sgn\{I_c[n]\} - I_c[n]sgn\{Q_c[n]\}), \quad (25)$$

where g is a gain used to normalize the error. Replacing Eqns (19), (20), (21) and (22) in Eqn (25), and doing some algebraic manipulations, result in

$$e[n] = \sqrt{\frac{2E_b}{T}} g \sin\phi[n] \sum_{k=-\infty}^{\infty} \{R[(n-8k), k]T[(n-8k), k] + S[(n-8k-4), k]U[(n-8k-4), k]\}. \quad (26)$$

From Eqns (16), (18), (23) and (24), we have

$$\begin{aligned} & R[n, k]T[n, k] \\ = & \left[\left(\frac{1}{2} + \frac{d[2k]d[2k-2]}{2} \right) p_{-4} + \left(\frac{1}{2} + \frac{d[2k]d[2k-2]}{2} \right) p_4 \right. \\ & + \left. \left(\frac{d[2k]d[2k+2]}{2} + \frac{d[2k-2]d[2k+2]}{2} \right) p_{-12} \right] \delta[n+4] + (p_{-3} + d[2k]d[2k-2]p_5 \\ & + d[2k]d[2k+2]p_{-11})\delta[n+3] + (p_{-2} + d[2k]d[2k-2]p_6 + d[2k]d[2k+2]p_{-10})\delta[n+2] \\ & + (p_{-1} + d[2k]d[2k-2]p_7 + d[2k]d[2k+2]p_{-9})\delta[n+1] + (p_0 + d[2k]d[2k-2]p_8 \\ & + d[2k]d[2k+2]p_{-8})\delta[n] + (p_1 + d[2k]d[2k-2]p_9 + d[2k]d[2k+2]p_{-7})\delta[n-1] + (p_2 \\ & + d[2k]d[2k-2]p_{10} + d[2k]d[2k+2]p_{-6})\delta[n-2] + (p_3 + d[2k]d[2k-2]p_{11} \\ & + d[2k]d[2k+2]p_{-5})\delta[n \\ & - 3], \end{aligned} \quad (27)$$

and

$$\begin{aligned}
 &S[n, k]U[n, k] \\
 &= \left[\left(\frac{1}{2} + \frac{d[2k+1]d[2k-1]}{2} \right) p_{-4} + \left(\frac{1}{2} + \frac{d[2k+1]d[2k-1]}{2} \right) p_4 \right. \\
 &+ \left. \left(\frac{d[2k+1]d[2k+3]}{2} + \frac{d[2k-1]d[2k+3]}{2} \right) p_{-12} \right] \delta[n+4] + (p_{-3} \\
 &+ d[2k+1]d[2k-1]p_5 + d[2k+1]d[2k+3]p_{-11}) \delta[n+3] + (p_{-2} \\
 &+ d[2k+1]d[2k-1]p_6 + d[2k+1]d[2k+3]p_{-10}) \delta[n+2] + (p_{-1} \\
 &+ d[2k+1]d[2k-1]p_7 + d[2k+1]d[2k+3]p_{-9}) \delta[n+1] + (p_0 \\
 &+ d[2k+1]d[2k-2]p_8 + d[2k]d[2k+2]p_{-8}) \delta[n] + (p_1 + d[2k]d[2k-1]p_9 \\
 &+ d[2k+1]d[2k+3]p_{-7}) \delta[n-1] + (p_2 + d[2k+1]d[2k-1]p_{10} \\
 &+ d[2k+1]d[2k+3]p_{-6}) \delta[n-2] + (p_3 + d[2k+1]d[2k-1]p_{11} \\
 &+ d[2k+1]d[2k+3]p_{-5}) \delta[n \\
 &- 3]. \tag{28}
 \end{aligned}$$

Replacing Eqns (27) and (28) in Eqn (26) and applying the statistical mean operator in $e[n]$ given the knowledge of $\phi[n]$, denoted by $E\{e[n]|\phi\}$, the S-curve of the loop is obtained:

$$S(\phi) = E\{e[n]|\phi\} = \sqrt{\frac{2E_b}{T}} g \frac{(p_{-4} + p_{-3} + p_{-2} + p_{-1} + p_0 + p_1 + p_2 + p_3)}{4} \sin\phi, \tag{29}$$

where, to simplify notation, $\phi[n]$ was replaced by ϕ . In this work, g is adjusted so that

$$\sqrt{\frac{2E_b}{T}} g \frac{(p_{-4} + p_{-3} + p_{-2} + p_{-1} + p_0 + p_1 + p_2 + p_3)}{4} = 1,$$

and, consequently,


$$S(\phi) = \sin\phi. \tag{30}$$

If $\phi[n] = \{\theta - \hat{\theta}[n]\} \ll 1$, the approximation $\sin \phi[n] \cong \phi[n]$ is valid and, by Eqn (30), it becomes clear that $S(\phi) = \phi[n]$.

In this work, similarly to what is found in the literature for phase recovery loops with GMSK signals [9], it can be seen that the S-curve changes its shape according to the E_b/N_0 ratio. It is shown, in Figure 8, the slope of $S(\phi)$, around $\phi = 0$, for E_b/N_0 varying from 0 up to 20 dB. This curve has

been numerically obtained through computational simulation in the conditions where the power of the input GMSK signal is 0.5 W and the parameter g of the loop is adjusted to 0.7304. From Figure 8 it is observed that the slope of $S(\phi)$ is unitary for $E_b/N_0 = 10$ dB.

Figure 8. Slope of $S(\phi)$, around $\phi = 0$, with respect to E_b/N_0 .



2.6 DESIGN OF THE COSTAS LOOP

This Costas loop may be approximated by a discrete second-order linear system whose system function is [19, 25]

$$H(z) = \frac{\hat{\theta}[k]}{\theta[k]} = \frac{(g_1 + g_2)z - g_1}{z^2 - (g_1 + g_2 - 2)z + (1 - g_1)}, \tag{31}$$

where g_1 and g_2 , as indicated in Figure 5, are the gains associated to the loop filter. These parameters define the natural frequency ω_n , the dumping factor ζ of the equivalent analog system and also the noise bandwidth (B_L) of the loop.

Adopting the settling time $t_s = 1$ ms and $\zeta = 0.707$, using the following approximation [26]:

$$t_s \cong \frac{4}{\omega_n \zeta}, \tag{32}$$

we may determine $\omega_n = 5,658$. The values calculated for ζ and ω_n are employed to determine g_1 and g_2 in the following equations [27]:

$$g_1 = 1 - e^{2\zeta w_n T_s}, \tag{33}$$

$$g_2 = 1 + e^{2\zeta w_n T_s} - e^{2\zeta w_n T_s} \cos\left(w_n T_s \sqrt{1 - \zeta^2}\right), \tag{33}$$

that result in $g_1 = 1.9995 \times 10^{-4}$ and $g_2 = 1.9993 \times 10^{-8}$.

The noise bandwidth (B_L) of the loop is given by [25]:

$$2B_L T_s = \frac{1}{2\pi j} \oint H(z)H(z^{-1})z^{-1} dz, \tag{34}$$

in which the contour integral is defined by $|z| = 1$ and is oriented counter-clockwise. For $H(z)$ defined by Eqn (31), we have [25]

$$2B_L T_s = \frac{(b_1^2 + b_2^2)(1 + a_2) - 2b_1 b_2 a_1}{(1 - a_2)[(1 + a_2)^2 - a_1^2]}, \tag{35}$$

where $a_1 = -(g_1 + g_2 - 2)$, $a_2 = (1 - g_1)$, $b_1 = (g_1 + g_2)$ and $b_2 = -g_1$. Doing the numeric replacements in Eqn (35), we should obtain $2B_L T_s = 1.5 \times 10^{-4}$.

In the circumstances where the Gaussian noise is not negligible, the error signal of the loop $e[n]$ may be modeled as [19]

$$e[n] = S(\phi) + Z[n], \tag{36}$$


in which $Z[n] = Z_S[n] + Z_G[n]$, $Z_S[n]$ is a portion of noise due to the symbols themselves (self-noise) and $Z_G[n]$ the portion derived from the Gaussian noise.

The variance of the phase error of the loop $\phi[n] = \{\theta - \hat{\theta}[n]\}$ can be determined by the following equation [19]:

$$\sigma_\phi^2 = 2B_L T_s S_Z(0), \tag{37}$$

where $S_Z(0)$ corresponds to the power spectral density of the process $Z[n]$ for the frequency $w = 0$. In fact, the Eqn (37) is an approximation to σ_ϕ^2 that is accurate only if $S_Z(w)$ is constant and equal to $S_Z(0)$ for $|w| \leq B_L$.

The spectral density $S_Z(0)$, defined by EQN (37), was numerically determined for different values of E_b/N_0 , and the results are presented in figure 9. Only as a reference, using the information in Fig.9 and taking $E_b/N_0 = 10$ dB., it is found $\sigma_\phi^2 = 1.13 \times 10^{-4} \text{ rad}^2$. Figure 9. Power spectral density $S_Z(0)$ with respect to E_b/N_0 .




2.6 SYMBOL SYNCHRONIZER

This module receives the baseband signals $I_c[n]$ and $Q_c[n]$ from the phase synchronizer and, after processing them, delivers to the symbol detector one sample, for each interval that corresponds to $2T$ (8 samples), containing the information associated to the transmitted non-coded symbols $d[2k]$ and $d[2k + 1]$. The symbol synchronizer, for each 8-sample set of $I_c[n]$ and $Q_c[n]$, corresponding to $d[2k]$ and $d[2k + 1]$, respectively, determines the instant of the sample with major signal-to-noise ratio (SNR) on the corresponding analog signal and, through interpolation of the received discrete signal, generates this best sample.

The block diagram of the synchronizer for the signal $I_c[n]$ is shown in Figure 10. An identical scheme is used to recover the synchronization of $Q_c[n]$. The adopted solution is a discrete version of the delay-line multiplier synchronizer [10, 11]. The delay-and-multiply non-linearity (NL) applied to $I_c[n]$ raises a spectral component at frequency w_c corresponding to the analog frequency of $1/2T$ in $I_a[n]$. The bandpass filter (BPF), centered at w_c , with bandwidth $B_c = w_c/500$, filters out $I_a[n]$ and delivers a sinusoidal signal $c[n]$ at the same frequency and phase of the spectral component produced by NL. Finally, as indicated in Fig. 10, the interpolator receives $I_c[n]$ and $c[n]$, determines through interpolation the corresponding value of the sample with major SNR, and delivers it to the symbol detector module in the form of the signal $I_s[m]$ at an 8-times smaller sampling rate.

Figure 10. Block diagram of the symbol synchronizer



In Figure 11, both analog signals $I_c(t)$ and $c(t)$, that correspond to the discrete signals $I_c[n]$ and $c[n]$, are represented with indications of the sample amplitudes at the instants $(n - 4)T_s$ through $(n + 2)T_s$. From Figure 11, it is evident that the amplitude of $I_c(t)$ is maximized at an instant of time between $(n - 1)T_s$ and nT_s . Such instant coincides with time t_0 where $c(t_0) = 0$ and there is a change in the amplitude of $c(t)$ from a negative value to a positive one. In this hypothetical scenario, described by Figure 11, it is clear that the samples from $I_c(t)$ have not been taken at the best instant, that is t_0 . The interpolator, for every received symbol, performs a linear interpolation to determine the sample that corresponds to the instant t_0 through the following equation:


$$I_s[m] = \frac{|c[n - 1]|I_c[n] + |c[n]|I_c[n - 1]}{|c[n - 1]| + |c[n]|}, \quad (38)$$

in which $n = 8m$, i.e., there is a decimation by a factor of 8 to obtain $I_s[m]$. $Q_s[m]$ is derived from $Q_c[n]$ following a process identical to the previously mentioned.

The performance of this synchronizer, regarding the variance of the estimated delay, has only been evaluated through computational simulations. The outcomes are exposed and discussed in the next section. An analytical determination of the performance of the synchronizer is currently under investigation.

3 FSYMBOL DETECTOR

Figure 11. Relation between the samples of the analog signals $I_c(t)$ and $c(t)$.




The block diagram of the symbol detector module is represented in Figure 12. The signals $I_s[m]$ and $Q_s[m]$ are equalized with Wiener filters to reduce ISI, as recommended in [4, 5]. The system function of the equalizers is

$$W(z) = w_0 + w_1z^{-1} + w_2z^{-2}, \tag{39}$$

where $w_0 = w_2 = -0.0859984$ and $w_1 = 1.0116342$.

Figure 12. Block diagram of the symbol detector.



The equalized signals $I_e[m]$ and $Q_e[m]$ pass through limiters to obtain the estimates of the transmitted symbols, denoted by $\hat{d}[2k]$ and $\hat{d}[2k + 1]$, with a sampling rate of $1/2T$ to compose the output signal $\hat{d}[k]$, with sampling rate $1/T$, which constitutes the estimate of the non-coded symbol stream that has been transmitted.

3 NUMERICAL RESULTS AND DISCUSSION

In this section, some results, obtained from computational simulation, about the performance of the proposed GMSK demodulator are presented. Basically, it was determined a curve for the variance of the phase estimated by the Costas loop; a curve for the variance of the symbol delay estimated by the symbol synchronizer; and some curves for the bit error rate of the whole system, where all curves have been built having the energy per bit by the noise power density ratio (E_b/N_0) as the independent variable.

It is summarized, as follows, the values for the main parameters used in simulation:

Carrier Frequency f_{IF} : 70 MHz;

Symbol Rate $1/T$: 10 Mbps;

Sampling Frequency f_s : 40 MHz;

Energy per Bit to Noise Power Density E_b/N_0 : 0 dB through 20 dB;

Phase Offset: $0-2\pi$;

Symbol Delay: $0-T$;

Frequency Offset: $0-200$ kHz.

The variance of the phase error with respect to E_b/N_0 is shown in Figure 13. It is also depicted, as a reference, the modified Cramer-Rao bound of the phase estimate for GMSK signals, as expressed in the following equation [19]:

$$\text{MCRB}(\phi) = \frac{B_L T}{E_b/N_0}. \quad (40)$$

It can be seen that the curve for the phase error variance lies above the $\text{MCRB}(\phi)$, indicating $\sigma_\phi^2 > \text{MCRB}(\phi)$ for every E_b/N_0 value. We can also verify that the simulated variance values agree with the values of σ_ϕ^2 , when determined by Eqn (37), for $E_b/N_0 \leq 10$ dB and are quite different, if E_b/N_0 is near 20 dB.

The discrepancy between the modified Cramer-Rao bound and σ_ϕ^2 , shown in Figure 13, can be explained by the portion of self-noise in the process $Z[n]$, as defined in Eqn (36).

From the results in Figure 13, it is seen that, even with the self-noise contribution, the phase error variance achieves $\sigma_\phi^2 \cong 1.23 \times 10^{-4} \text{rad}^2$, considering $E_b/N_0 = 10$ dB. Such variance represents a negligible degradation on the performance of the system.

The modified Cramer-Rao bound of the error in the estimate of the symbol timing for GMSK modulation is given by [19]

$$\frac{1}{T^2} \times \text{MCRB}(\tau) = \frac{1}{8\pi^2 \xi L_0} \frac{1}{E_b/N_0}, \tag{41}$$

where L_0 is the number of bits in the observation interval and ξ is expressed by [19]

$$\xi = T \int_{-\infty}^{\infty} h^2(t) dt, \tag{42}$$

In which $h(t)$ is the frequency pulse of the GMSK modulation.

Figure 13. Variance curve for the phase error of the costas loop.




Figure 14 shows the variance curve of the error in the estimate of the symbol delay, resulted from simulation, compared to the Cramer-Rao bound. In this case, L_0 from Eqn (41) is approximated by


$$L_0 \cong \frac{2\pi}{TB_c f_s} = 1000,$$

where B_c is the bandwidth of the bandpass filter of the symbol synchronizer, as defined in subsection 2.6.

As shown in the graphics of Fig. 14, the error variance for $E_b/N_0 = 10$ dB is approximately 10^{-14} s². Such imprecision on the symbol synchronization results in a negligible loss on the overall system performance.


Figure 15 depicts the bit error rate (BER) of the demodulator, determined through simulation, under the following conditions: a) with no phase or frequency offset, nor symbol delay; b) with a frequency offset of 200 kHz and a symbol delay of $T/2$. It is also shown, as a reference, a theoretic curve of a coherent BPSK system with optimal detection.

Figure 14. Variance curve for the error of the estimated symbol delay.



The results from Figure 15 demonstrate that the BER of the proposed architecture is less than 0.5 dB below the theoretical BPSK system performance, for the condition of $BER=10^{-5}$, even in the existence of frequency offset and symbol delay.

Figure 15. BER curve of the GMSK demodulator.



4 CONCLUSION

In this paper, it is presented the design of a coherent GMSK demodulator with fully digital architecture, aimed at a high speed (10 Mbps) space telemetry link with large Doppler offset. All functional modules of the demodulator were detailed through block diagrams and equations. Some original and unprecedented mathematical analysis were developed to better explain the functionalities of the modules, notably for the Costas loop employed in the phase recovery.

The results from computational simulations indicate that the adopted solutions for the carrier and symbol synchronizers are certainly effective, and that there is no practical impact on the E_b/N_0 ratio of the demodulator even in the existence of a large carrier frequency offset and a significant symbol delay. Furthermore, it became clear that there is no loss of any transmitted symbol due to the synchronization process in the proposed architecture.

The performance of the proposed demodulator, concerning the bit error rate, reveals a small loss of less than 0.5 dB when compared to an optimal BPSK demodulator for the condition where $\text{BER} = 10^{-5}$. It is noteworthy that the performance of the system is remarkably satisfactory, considering the simplicity of the adopted architecture.

ACKNOWLEDGEMENT

This work was supported by the Brazilian Space Agency (AEB) and the National Council for Scientific and Technological Development (CNPq) through Edital MCT/CNPq/AEB n° 33/2010.

REFERENCES

- [1] MUROTA, Kazuaki; HIRADE, Kenkichi. GMSK modulation for digital mobile radio telephony. *IEEE Transactions on communications*, v. 29, n. 7, p. 1044-1050, 1981.
- [2] SIMON, MARVIN K. BANDWIDTH-EFFICIENT DIGITAL MODULATION WITH APPLICATION TO DEEP-SPACE COMMUNICATIONS. JOHN WILEY & SONS, 2005.
- [3] SHAMBAYATI, Shervin; LEE, Dennis K. GMSK modulation for deep space applications. In: *Aerospace Conference, 2012 IEEE*. p. 1-13., 2012.
- [4] CCSDS Recommendations for Space Data System Standards. Bandwidth-efficient modulations, CCSDS 413.0-G-1, Green Book, CCSDS, Apr. 2003.
- [5] SESSLER, G. M.; ABELLO, R.; JAMES, N.; MADDE, R.; VASSALLO, E. GMSK demodulator implementation for ESA deep-space missions. *Proceedings of the IEEE*, v. 95, n. 11, p. 2132-2141, 2007.
- [6] RAMAMURTHY, Arjun et al. An All Digital Implementation of Constant Envelope: Bandwidth Efficient GMSK Modem using Advanced Digital Signal Processing Techniques. *Wireless personal communications*, v. 52, n. 1, p. 133, 2010.
- [7] SHAH, Santosh; SINHA, V. GMSK demodulator using costas loop for software-defined radio. In: *Advanced Computer Control, 2009. ICACC'09. International Conference on. IEEE*, p. 757-761., 2009.
- [8] SILVA, A. S.; LUCENA, A. M. P.; MOTA, J. C. M. Demodulador OQPSK: Implementação Completamente Digital para Aplicações Espaciais. Novas Edições Acadêmicas, 2014.
- [9] VASSALLO, Enrico; VISINTIN, Monica. Carrier phase synchronization for GMSK signals. *International Journal of Satellite Communications and Networking*, v. 20, n. 6, p. 391-415, 2002.
- [10] IMBEAUX, J.-C. Performances of the delay-line multiplier circuit for clock and carrier synchronization in digital satellite communications. *IEEE Journal on Selected Areas in Communications*, v. 1, n. 1, p. 82-95, 1983.
- [11] D'ANDREA, A.; MENGALI, U. Performance analysis of the delay-line clock regenerator. *IEEE transactions on Communications*, v. 34, n. 4, p. 321-328, 1986.
- [12] KALEH, G. Simple coherent receivers for partial response continuous phase modulation. *IEEE Journal on Selected Areas in Communications*, v. 7, n. 9, p. 1427-1436, 1989.
- [13] LAURENT, P. Exact and approximate construction of digital phase modulations by superposition of amplitude modulated pulses (AMP). *IEEE transactions on communications*, v. 34, n. 2, p. 150-160, 1986.
- [14] LUCENA, A. M. P. et al. Fully digital BPSK demodulator for satellite suppressed carrier telecommand system. *International Journal of Satellite Communications and Networking*, v. 35, n. 4, p. 359-374, 2017.
- [15] PROAKIS, J. G.; SALEHI, M. Digital communications. 5. ed. McGraw-Hill, 2008.
- [16] CCSDS Recommendations for space data system standards. Radio Frequency and Modulation Systems -PART 1: Earth stations and Spacecraft, CCSDS 401.0-b-1tc1. BLUE BOOK, July 2011.
- [17] MORELLI, M.; MENGALI, U. Feedforward carrier frequency estimation with MSK-type signals. *IEEE Communications Letters*, v. 2, n. 8, p. 235-237, 1998

- [18] PENG, Hua; LI, Jing; GE, Lindong. Non-data-aided carrier frequency offset estimation of GMSK signals in burst mode transmission. In: *Acoustics, Speech, and Signal Processing, 2003. Proceedings.(ICASSP'03). 2003 IEEE International Conference on. IEEE*, p. IV-576. ,2003.
- [19] MENGALI, Umberto. Synchronization techniques for digital receivers. Springer Science & Business Media, 2013.
- [20] JHAIDRI, Mohamed Amine; LAOT, Christophe; THOMAS, Alain. Nonlinear analysis of GMSK carrier phase recovery loop. In: *Signal, Image, Video and Communications (ISIVC), International Symposium on. IEEE*, p. 230-235., 2016.
- [21] TYTGAT, M.; STEYAERT, M.; TEYNAER, P. Time domain model for costas loop based QPSK receiver. In: *Ph. D. Research in Microelectronics and Electronics (PRIME), 2012 8th Conference on. VDE*, 2012.
- [22] RAGHVENDRA, M. R. et al. Design and development of high bit rate QPSK demodulator. In: *Electronics, Computing and Communication Technologies (CONECCT), 2013 IEEE International Conference on. IEEE*, 2013.
- [23] KUZNETSOV, N. V. et al. Simulation of nonlinear models of QPSK Costas loop in Matlab Simulink. In: *Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT), 2014 6th International Congress on. IEEE*, 2014.
- [24] PACELLI, R. V.; LUCENA, A. M. P.; FIGUEIREDO, S. S. Técnica de sincronização de portadora para sistemas de comunicação OFDM. *Brazilian Journal of Development* 6.3 (2020): 14297-14305.
- [25] LINDSEY, W. C.; CHIE, C. M. A survey of digital phase-locked loops. *Proceedings of the IEEE*, v. 69, n. 4, p. 410-431, 1981.
- [26] GARDNER, Floyd M. Phaselock techniques. John Wiley & Sons, 2005.
- [27] LI, W.; MEINERS, J. Introduction to phase-locked loop system modeling. *Analog Applications* (2000).